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We present temperature dependent electrical measurements on InSb and InAs nanowire field-effect
transistors FETs. The FETs are fabricated from InAs/InSb heterostructure nanowires, where one
complete transistor is defined within each of the two segments. Both the InSb and the InAs FETs are
n-type with good current saturation and low voltage operation. The off-current for the InSb FET
shows a strong temperature dependence, which we attribute to a barrier lowering due to an increased
band-to-band tunneling in the drain part of the channel. © 2010 American Institute of Physics.
doi:10.1063/1.3402760
During the past years, much attention has been drawn
to nanowire wrap-gate field-effect transistors FETs due to
the excellent control of the channel electrostatics and good
scaling properties.1,2 Moreover, the possibility to use the
nanowire technology to integrate a channel of high electron
mobility semiconductor in a cheap silicon process has stimu-
lated research.3 In the nanowire geometry, several channel
materials have been investigated, such as InAs, Si, Si/Ge,
and ZnO.4–7 Recent advances in nanowire epitaxy now also
enabled the growth of high crystal quality InSb8–10 and
InAs/InSb heterostructure nanowires,11 which are potential
candidates for FETs.12 This material has shown good
low-temperature magnetotransport properties with large
g-factors.13 Here, we explore the use of InSb nanowires as
nanowire FETs and in particular we study the temperature
dependence of the transport. As a reference we investigate
InAs nanowire transistors processed simultaneously within
the same nanowires, since InAs is presently the most inves-
tigated III-V semiconductor material for nanowire FETs.
The InAs/InSb heterostructure nanowires were grown in
a standard metalorganic vapor phase epitaxy reactor at a
pressure of 10 kPa. The substrate temperature was set at
450 °C and the InAs nanowire segment was grown for 7
min. using trimethylindium TMIn and arsine AsH3, with
molar fractions, respectively, of 4.610−6 and 3.810−4.
Then AsH3 was switched off and trimethylantimony TMSb
was switched on immediately with a molar fraction of 8.6
10−5 to grow the InSb segment for 20 min. The diameters
for InAs and InSb segments were 444 nm and 774 nm,
respectively, and the length could vary considerably depend-
ing on position on the substrate about 700 nm for InAs and
1 m for InSb. These nanowires have no measurable taper-
ing or lateral growth for neither InAs nor InSb. The interface
between InAs and InSb was shown previously to be nearly
atomically abrupt11 and strain is elastically relaxed within a
few nanometers from the interface surface.14 The InAs seg-
ment is quite pure wurtzite with few stacking faults, and
InSb is stacking fault-free zinc blende, and could contain
between 1% and 4% or As.14,15 During growth of the InSb
segments, some arsenic from the InAs segment evaporates
due to the lack of As overpressure, but postgrowth high res-
olution transmission electron microscope TEM analysis, in
combination with point analysis and line analysis using x-ray
energy dispersive spectroscopy prove that the InAs bottom
segment remain a pure binary no antimony enrichment as a
shell or InAsSb alloy formation.15 No intentional doping
was used but carbon may be incorporated from the metalor-
ganic precursor at the low temperature used.16,17 Typical
wires after growth are shown in Fig. 1a.
Two top-gated transistors were fabricated on each wire,
one on the InSb segment and one on the InAs segment. The
grown InAs/InSb heterostructure nanowires were transferred
from the growth substrate to degenerately doped Si sub-
strates with a 100-nm-thick SiO2 capping layer. Four 140-
nm-wide Ti/Au contacts with a spacing of 250 nm were de-
fined to each nanowire by electron beam lithography such
that two contacts are placed on each side of the heterostruc-
ture interface. Prior to contact metal deposition, the exposed
semiconductor contact areas were briefly etched in a
NH42Sx solution followed by a rinse in H2O. A 10-nm-
thick dielectric was deposited using atomic layer deposition
ALD, at a temperature of 100 °C, in a 33 m2 square
on each wire, also covering the metal contacts. Two samples
were fabricated, one using Al2O3 and one using HfO2. Fi-
nally, 140-nm-wide Ti/Au finger gates were defined on each
center part of the two transistors, such that the gate-contact
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FIG. 1. a Scanning electron microscope SEM image of InAs/InSb het-
erostructure nanowires grown on an InAs111B substrate using aerosol gold
particles with a diameter of 40 nm as initial seeds. The image is recorded
with a 30° tilt of the substrate from the horizontal direction and the scale bar
is uncompensated for the tilt. b SEM image of an InAs/InSb heterostruc-
ture nanowire, with one FET fabricated on each segment.
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spacing was approximately 55 nm on each side of the gate
finger. In order to remove the influence of the gate-voltage
on the Ohmic contacts, the gates are defined without overlap.
However, this also introduces a series resistance where the
source and drain extensions remain un-gated. The Ti/Au con-
tact and gate metals were deposited using physical vapor
deposition, which produce omeg-alike coverage. A transistor
after fabrication is shown in Fig. 1b.
The output characteristics I-V of the InSb and InAs
transistors with Al2O3 gate dielectric at room temperature
RT, is shown in Figs. 2a and 2b, respectively. During all
measurements the Si substrate is kept at a fixed potential,
Vbg=0 V. Both transistors show n-type conduction. The
overall current level is slightly lower in the InSb transistor;
however, the channel conductance, gD=dIds /dVds for small
source-drain voltage, Vds, and large top-gate voltage, Vtg, is
higher. Both transistors show good current saturation and
low voltage operation, although the InSb transistor saturates
already around Vds=100 mV, whereas the InAs transistor
saturates around Vds=200 mV. Due to the narrower band
gap of InSb, the current below threshold is high as compared
to the InAs reference device. We also note that, for negative
Vtg, the current increases dramatically as Vds is raised above
about 300 mV, this is due to direct tunneling or impact ion-
ization also originating from the narrow band gap of InSb.
Figures 3a and 3b displays the transfer characteristics
at RT and at 77 K retrieved at Vds=50 mV and Vds
=300 mV Al2O3 dielectric. At RT the InSb solid black
curves off-current saturates with negative Vtg at a large
current-level around two orders of magnitude higher than the
minimum observed dashed red curves off-current for InAs.
As the temperature is lowered to 77 K the behavior of the
InSb resembles more that of InAs. The InSb transistor shows
ambipolar behavior for Vds=300 mV. This is not observed at
Vds=50 mV, since it requires a Vds large enough to allow
band-to-band tunneling in the gate-drain region.
From the transfer characteristics, it is also possible to
deduce the threshold voltage VT, which is shown in Fig.
3c. This is done for temperatures in the range between RT
and 4.2 K, for both Al2O3 +,° and HfO2  ,  gate
dielectrics. All threshold voltages are deduced from a linear
extrapolation in the transfer characteristics from the point of
maximum transconductance gm. All devices show a similar
shift in VT toward higher Vtg as the temperature is decreased,
however, for Al2O3 a plateau appears between T=100 K and
T=200 K. A clear shift in VT can also be observed when the
dielectric is changed. The dielectric with the lowest permit-
tivity Al2O3 has a more positive threshold voltage, indicat-
ing a strong influence of the high-k material and its interface
properties. It is further interesting to note that the threshold
voltage has similar temperature dependence for the two gate
dielectrics even though the channel material varies. All Vtg
sweeps shown are recorded at a sweep direction from nega-
tive to positive voltage. As the sweep direction is reversed
we observe hysteresis in Ids, although of similar magnitude
for the two channel materials.
Comparing the I-V characteristics for the InSb and the
InAs segments we find a lower drive current for the InSb, for
Al2O3 as well as HfO2 dielectric, even though the diameter is
larger and the threshold voltage is similar. Moreover, the
InSb nanowire FET shows a larger decrease in drive current
and transconductance at reduced temperatures corrected for
VT shift as compared to InAs, Fig. 3d. This is partially
related to a larger increase in source/drain resistance, 1 /gD,
as the temperature is reduced from RT to 77 K 6.1 to 11 k
for InSb and 6.9 to 8.5 k for InAs. However, the increase
in InSb series resistance is too low to account for the reduc-
tion in transconductance and drive current. Instead, the re-
duced current level may be attributed to traps at the InSb
high-k interface and increased impurity scattering. Possibly
the InSb/high-k interface is less perfect than the InAs/high-k
interface since there are less structural defects in the InSb
and good transport properties of the InSb nanowires have
been verified by low-temperature measurements.13
Figure 4a shows the transfer characteristics at Vds
=300 mV of the InSb Al2O3 segment at temperatures
ranging from RT to 4.2 K. At each Vtg an activation energy,
Eact, is derived from Arrhenius plots for Vds=300 mV and
Vds=50 mV. The result is displayed in Fig. 4b. The typical
quality of the Eact fit is displayed as an inset in Fig. 4b, here
for Vds=300 mV and Vtg=0 V. For Vds=50 mV, Eact ap-
proaches the band gap of InSb, Eg=170 meV, as Vtg is
changed to more negative values. The saturation can thus be
explained by strong inversion under the gate that further
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FIG. 2. Color online Output characteristics I-V of the two materials at
RT, a InSb and b InAs. Vtg=−2 to +2 V step +0.33 V for Al2O3 gate
dielectric.
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FIG. 3. Color online a Transfer characteristics at RT, Vds=50 mV and
300 mV. InSb black solid curve and InAs red dashed curve. b Transfer
characteristics at 77 K, Vds=50 mV and 300 mV. InSb black solid curve
and InAs red dashed curve. c Temperature dependence of the threshold
voltage, VT, in the range between RT and 4.2 K, for both Al2O3 +,° and
HfO2  ,  gate dielectrics. Vds=300 mV. d Temperature dependence of
the conductance at Vg=VT+0.3 V. InSb + and InAs ° , for Al2O3 gate
dielectric.
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screens the gate potential and hence the measured electron
current cannot be reduced further, as illustrated in Fig. 4c.
As Vds is increased to 300 mV, Eact saturates at a much lower
value, Eact=50 mV. This can be explained by an increased
band-to-band tunneling current from the valence band in the
gate region to the conduction band in the drain region, which
increases the accumulation of holes under the gate and thus
increases the potential underneath the gate,18 as illustrated in
Fig. 4d. This assignment is supported by the deduction in
VT at the two bias conditions VT=−0.44 V at Vds=50 mV
and VT=−0.50 V at Vds=300 mV and a calculation of the
characteristic length for a gate-all-around GAA structure
using,19
 =
2wiretwire2 ln1 + 2toxtwire + oxtwire2
16ox
,
where twire is the wire diameter and tox is the gate oxide
thickness. This gives a characteristic length InSb=27 nm for
the InSb segment, tInSb=77 nm, and InAs=16 nm for the
InAs segment, tInAs=44 nm. The thickness of the Al2O3 gate
dielectric is tox=10 nm, with an estimated dielectric constant
of ox=9. From the characteristic lengths we can deduce that
both transistors, in a GAA geometry, are well within the long
channel regime, Lg4.6. While our omega-gated transis-
tors have a slightly larger value of  as compared with GAA,
the used gate length of 140 nm still should be sufficiently
long and the reduction in Eact should not be related to drain
induced barrier lowering. These facts show that the observed
phenomenon may not be attributed to short-channel effects.
This is also supported by the InAs reference segments, where
we deduced a value well above 300 meV both at Vds
=50 mV and at Vds=300 mV. This is not surprising as the
band gap is larger and hence the influence of the dynamic
processes across the band gap is weaker.
Scaling of the nanowire diameter will increase the ca-
pacitance as well as the transconductance and the band gap12
and improved doping control will reduce the negative effect
of series resistance. These changes are expected to improve
the device performance of the FETs toward the full potential
of the InSb material system.
In conclusion, we have investigated the properties of
InSb nanowire FETs and compared it to InAs nanowire FETs
fabricated within the same wire. Both the InSb and the InAs
FETs are n-type with good current saturation and low voltage
operation.
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FIG. 4. Color online a Transfer characteristics of the InSb segment at
temperatures ranging from RT to 4.2 K, at Vds=300 mV for Al2O3 gate
dielectric. b Activation energy, Eact, as a function of Vtg, for Vds=50 mV
red solid curve and 300 mV blue dashed curve. The typical quality of the
Eact fit is displayed as an inset, here for Vds=300 mV and Vtg=0 V. c
Band diagram, illustrating screening of the gate potential due to inversion
under the gate. d Band diagram, illustrating increased screening of the gate
potential due to an increased band-to-band tunneling current from the va-
lence band in the gate region to the conduction band in the drain region.
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